

Spartan-3 Starter Kit Board User Guide

UG130 (v1.1) May 13, 2005




Introduction

The Xilinx Spartan-3 Starter Kit provides a low-cost, easy-to-use development and evaluation platform for Spartan-3 FPGA designs.

Key Components and Features

Figure 1-1 shows the Spartan-3 Starter Kit board, which includes the following components and features:

- 200,000-gate Xilinx [Spartan-3](#) XC3S200 FPGA in a 256-ball thin Ball Grid Array package (XC3S200FT256) ①
 - ♦ 4,320 logic cell equivalents
 - ♦ Twelve 18K-bit block RAMs (216K bits)
 - ♦ Twelve 18x18 hardware multipliers
 - ♦ Four Digital Clock Managers (DCMs)
 - ♦ Up to 173 user-defined I/O signals
- 2Mbit Xilinx XCF02S [Platform Flash](#), in-system programmable configuration PROM ②
 - ♦ 1Mbit non-volatile data or application code storage available after FPGA configuration
 - ♦ Jumper options allow FPGA application to read PROM data or FPGA configuration from other sources ③
- 1M-byte of Fast Asynchronous SRAM (bottom side of board, see [Figure 1-3](#)) ④
 - ♦ Two 256Kx16 ISSI IS61LV25616AL-10T 10 ns SRAMs
 - ♦ Configurable memory architecture
 - Single 256Kx32 SRAM array, ideal for [MicroBlaze](#) code images
 - Two independent 256Kx16 SRAM arrays
 - ♦ Individual chip select per device
 - ♦ Individual byte enables
- 3-bit, 8-color VGA display port ⑤
- 9-pin RS-232 Serial Port ⑥
 - ♦ DB9 9-pin female connector (DCE connector)
 - ♦ RS-232 transceiver/level translator ⑦
 - ♦ Uses straight-through serial cable to connect to computer or workstation serial port
 - ♦ Second RS-232 transmit and receive channel available on board test points ⑧



UG130_c1_01_042504


Figure 1-1: Xilinx Spartan-3 Starter Kit Board Block Diagram

- PS/2-style mouse/keyboard port (9)
- Four-character, seven-segment LED display (10)
- Eight slide switches (11)
- Eight individual LED outputs (12)
- Four momentary-contact push button switches (13)

- 50 MHz crystal oscillator clock source (bottom side of board, see [Figure 1-3](#)) ⑭
- Socket for an auxiliary crystal oscillator clock source ⑮
- FPGA configuration mode selected via jumper settings ⑯
- Push button switch to force FPGA reconfiguration (FPGA configuration happens automatically at power-on) ⑰
- LED indicates when FPGA is successfully configured ⑱
- Three 40-pin expansion connection ports to extend and enhance the Spartan-3 Starter Kit Board ⑲ ⑳ ㉑
 - ♦ See www.xilinx.com/s3boards for compatible expansion cards
 - ♦ Compatible with Digilent, Inc. peripheral boards
<https://digilent.us/Sales/boards.cfm#Peripheral>
 - ♦ FPGA serial configuration interface signals available on the A2 and B1 connectors
 - PROG_B, DONE, INIT_B, CCLK, DONE
- JTAG port ㉒ for low-cost download cable ㉓
- Digilent JTAG download/debugging cable connects to PC parallel port ㉔
- JTAG download/debug port compatible with the Xilinx Parallel Cable IV and MultiPRO Desktop Tool ㉕
- AC power adapter input for included international unregulated +5V power supply ㉖
- Power-on indicator LED ㉗
- On-board 3.3V ㉘, 2.5V ㉙, and 1.2V ㉚ regulators


Component Locations

[Figure 1-2](#) and [Figure 1-3](#) indicate the component locations on the top side and bottom side of the board, respectively.



ug130_c1_02_042704

Figure 1-2: Xilinx Spartan-3 Starter Kit Board (Top Side)




ug130_c1_03_042704

Figure 1-3: Xilinx Spartan-3 Starter Kit Board (Bottom Side)

Four-Digit, Seven-Segment LED Display

The Spartan-3 Starter Kit board has a four-character, seven segment LED display controlled by FPGA user-I/O pins, as shown in [Figure 3-1](#). Each digit shares eight common control signals to light individual LED segments. Each individual character has a separate anode control input. A detailed schematic for the display appears in [Figure A-2](#).

The pin number for each FPGA pin connected to the LED display appears in parentheses. To light an individual signal, drive the individual segment control signal Low along with the associated anode control signal for the individual character. In [Figure 3-1](#), for example, the left-most character displays the value '2'. The digital values driving the display in this example are shown in blue. The AN3 anode control signal is Low, enabling the control inputs for the left-most character. The segment control inputs, A through G and DP, drive the individual segments that comprise the character. A Low value lights the individual segment, a High turns off the segment. A Low on the A input signal, lights segment 'a' of the display. The anode controls for the remaining characters, AN[2:0] are all High, and these characters ignore the values presented on A through G and DP.



UG130_c3_01_042704

Figure 3-1: Seven-Segment LED Digit Control

[Table 3-1](#) lists the FPGA connections that drive the individual LEDs comprising a seven-segment character. [Table 3-2](#) lists the connections to enable a specific character. [Table 3-3](#) shows the patterns required to display hexadecimal characters.

Table 3-1: FPGA Connections to Seven-Segment Display (Active Low)

Segment	FPGA Pin
A	E14
B	G13
C	N15
D	P15
E	R16
F	F13
G	N16
DP	P16

Table 3-2: Digit Enable (Anode Control) Signals (Active Low)

Anode Control	AN3	AN2	AN1	AN0
FPGA Pin	E13	F14	G14	D14

Table 3-3: Display Characters and Resulting LED Segment Control Values

Character	a	b	c	d	e	f	g
0	0	0	0	0	0	0	1
1	1	0	0	1	1	1	1
2	0	0	1	0	0	1	0
3	0	0	0	0	1	1	0
4	1	0	0	1	1	0	0
5	0	1	0	0	1	0	0
6	0	1	0	0	0	0	0
7	0	0	0	1	1	1	1
8	0	0	0	0	0	0	0
9	0	0	0	0	1	0	0
A	0	0	0	1	0	0	0
b	1	1	0	0	0	0	0
C	0	1	1	0	0	0	1
d	1	0	0	0	0	1	0
E	0	1	1	0	0	0	0
F	0	1	1	1	0	0	0

The LED control signals are time-multiplexed to display data on all four characters, as shown in Figure 3-2. Present the value to be displayed on the segment control inputs and select the specified character by driving the associated anode control signal Low. Through persistence of vision, the human brain perceives that all four characters appear simultaneously, similar to the way the brain perceives a TV display.




Figure 3-2: Drive Anode Input Low to Light an Individual Character

This “scanning” technique reduces the number of I/O pins required for the four characters. If an FPGA pin were dedicated for each individual segment, then 32 pins are required to drive four 7-segment LED characters. The scanning technique reduces the required I/O down to 12 pins. The drawback to this approach is that the FPGA logic must continuously scan data out to the displays—a small price to save 20 additional I/O pins.

Switches and LEDs

Slide Switches

The Spartan-3 Starter Kit board has eight slide switches, indicated as 11 in Figure 1-2. The switches are located along the lower edge of the board, toward the right edge. The switches are labeled SW7 through SW0. Switch SW7 is the left-most switch, and SW0 is the right-most switch. The switches connect to an associated FPGA pin, as shown in Table 4-1. A detailed schematic appears in Figure A-2.

Table 4-1: Slider Switch Connections

Switch	SW7	SW6	SW5	SW4	SW3	SW2	SW1	SW0
FPGA Pin	K13	K14	J13	J14	H13	H14	G12	F12

When in the UP or ON position, a switch connects the FPGA pin to V_{CCO} , a logic High. When DOWN or in the OFF position, the switch connects the FPGA pin to ground, a logic Low. The switches typically exhibit about 2 ms of mechanical bounce and there is no active debouncing circuitry, although such circuitry could easily be added to the FPGA design programmed on the board. A 4.7K Ω series resistor provides nominal input protection.

Push Button Switches

The Spartan-3 Starter Kit board has four momentary-contact push button switches, indicated as 13 in Figure 1-2. These push buttons are located along the lower edge of the board, toward the right edge. The switches are labeled BTN3 through BTN0. Push button switch BTN3 is the left-most switch, BTN0 the right-most switch. The push button switches connect to an associated FPGA pin, as shown in Table 4-2. A detailed schematic appears in Figure A-2.

Table 4-2: Push Button Switch Connections

Push Button	BTN3 (User Reset)	BTN2	BTN1	BTN0
FPGA Pin	L14	L13	M14	M13

Pressing a push button generates a logic High on the associated FPGA pin. Again, there is no active debouncing circuitry on the push button.

The left-most button, BTN3, is also the default User Reset pin. BTN3 electrically behaves identically to the other push buttons. However, when applicable, BTN3 resets the provided reference designs.

LEDs


The Spartan-3 Starter Kit board has eight individual surface-mount LEDs located above the push button switches, indicated by  in Figure 1-2. The LEDs are labeled LED7 through LED0. LED7 is the left-most LED, LED0 the right-most LED. Table 4-3 shows the FPGA connections to the LEDs.

Table 4-3: LED Connections to the Spartan-3 FPGA

LED	LD7	LD6	LD5	LD4	LD3	LD2	LD1	LD0
FPGA Pin	P11	P12	N12	P13	N14	L12	P14	K12

The cathode of each LED connects to ground via a 270 Ω resistor. To light an individual LED, drive the associated FPGA control signal High, which is the opposite polarity from lighting one of the 7-segment LEDs.

VGA Port

The Spartan-3 Starter Kit board includes a VGA display port and DB15 connector, indicated as 5 in Figure 1-2. Connect this port directly to most PC monitors or flat-panel LCD displays using a standard monitor cable.




Figure 5-1: VGA Connections from Spartan-3 Starter Kit Board

As shown in Figure 5-1, the Spartan-3 FPGA controls five VGA signals: Red (R), Green (G), Blue (B), Horizontal Sync (HS), and Vertical Sync (VS), all available on the VGA connector. The FPGA pins that drive the VGA port appear in Table 5-1. A detailed schematic is in Figure A-7.

Table 5-1: VGA Port Connections to the Spartan-3 FPGA

Signal	FPGA Pin
Red (R)	R12
Green (G)	T12
Blue (B)	R11
Horizontal Sync (HS)	R9
Vertical Sync (VS)	T10

Each color line has a series resistor to provide 3-bit color, with one bit each for Red, Green, and Blue. The series resistor uses the 75Ω VGA cable termination to ensure that the color signals remain in the VGA-specified 0V to 0.7V range. The HS and VS signals are TTL level. Drive the R, G, and B signals High or Low to generate the eight possible colors shown in Table 5-2.

Table 5-2: 3-Bit Display Color Codes

Red (R)	Green (G)	Blue (B)	Resulting Color
0	0	0	Black
0	0	1	Blue
0	1	0	Green
0	1	1	Cyan
1	0	0	Red
1	0	1	Magenta
1	1	0	Yellow
1	1	1	White

VGA signal timing is specified, published, copyrighted, and sold by the Video Electronics Standards Association (VESA). The following VGA system and timing information is provided as an example of how the FPGA might drive VGA monitor in 640 by 480 mode. For more precise information or for information on higher VGA frequencies, refer to documents available on the VESA website or other electronics websites:


- Video Electronics Standards Association
<http://www.vesa.org>
- VGA Timing Information
http://www.epanorama.net/documents/pc/vga_timing.html

Signal Timing for a 60Hz, 640x480 VGA Display

CRT-based VGA displays use amplitude-modulated, moving electron beams (or cathode rays) to display information on a phosphor-coated screen. LCD displays use an array of switches that can impose a voltage across a small amount of liquid crystal, thereby changing light permittivity through the crystal on a pixel-by-pixel basis. Although the following description is limited to CRT displays, LCD displays have evolved to use the

same signal timings as CRT displays. Consequently, the following discussion pertains to both CRTs and LCD displays.

Within a CRT display, current waveforms pass through the coils to produce magnetic fields that deflect electron beams to transverse the display surface in a “raster” pattern, horizontally from left to right and vertically from top to bottom. As shown in Figure 5-2, information is only displayed when the beam is moving in the “forward” direction—left to right and top to bottom—and not during the time the beam returns back to the left or top edge of the display. Much of the potential display time is therefore lost in “blanking” periods when the beam is reset and stabilized to begin a new horizontal or vertical display pass.



UG130_c5_02_051305

Figure 5-2: CRT Display Timing Example

The size of the beams, the frequency at which the beam traces across the display, and the frequency at which the electron beam is modulated determine the display resolution.

Modern VGA displays support multiple display resolutions, and the VGA controller dictates the resolution by producing timing signals to control the raster patterns. The controller produces TTL-level synchronizing pulses that set the frequency at which current flows through the deflection coils, and it ensures that pixel or video data is applied to the electron guns at the correct time.

Video data typically comes from a video refresh memory with one or more bytes assigned to each pixel location. The Spartan-3 Starter Kit board uses three bits per pixel, producing one of the eight possible colors shown in Table 5-2. The controller indexes into the video data buffer as the beams move across the display. The controller then retrieves and applies video data to the display at precisely the time the electron beam is moving across a given pixel.


As shown in Figure 5-2, the VGA controller generates the HS (horizontal sync) and VS (vertical sync) timing signals and coordinates the delivery of video data on each pixel clock. The pixel clock defines the time available to display one pixel of information. The VS signal defines the “refresh” frequency of the display, or the frequency at which all information on the display is redrawn. The minimum refresh frequency is a function of the display’s phosphor and electron beam intensity, with practical refresh frequencies in the 60 Hz to 120 Hz range. The number of horizontal lines displayed at a given refresh frequency defines the horizontal “retrace” frequency.

VGA Signal Timing

The signal timings in Table 5-3 are derived for a 640-pixel by 480-row display using a 25 MHz pixel clock and 60 Hz ± 1 refresh. Figure 5-3 shows the relation between each of the timing symbols. The timing for the sync pulse width (T_{PW}) and front and back porch intervals (T_{FP} and T_{BP}) are based on observations from various VGA displays. The front and back porch intervals are the pre- and post-sync pulse times. Information cannot be displayed during these times.

Table 5-3: 640x480 Mode VGA Timing

Symbol	Parameter	Vertical Sync			Horizontal Sync	
		Time	Clocks	Lines	Time	Clocks
T_S	Sync pulse time	16.7 ms	416,800	521	32 μ s	800
T_{DISP}	Display time	15.36 ms	384,000	480	25.6 μ s	640
T_{PW}	Pulse width	64 μ s	1,600	2	3.84 μ s	96
T_{FP}	Front porch	320 μ s	8,000	10	640 ns	16
T_{BP}	Back porch	928 μ s	23,200	29	1.92 μ s	48



UG130_c5_03_051305

Figure 5-3: VGA Control Timing

Generally, a counter clocked by the pixel clock controls the horizontal timing. Decoded counter values generate the HS signal. This counter tracks the current pixel display location on a given row.

A separate counter tracks the vertical timing. The vertical-sync counter increments with each HS pulse and decoded values generate the VS signal. This counter tracks the current display row. These two continuously running counters form the address into a video display buffer. For example, the on-board fast SRAM is an ideal display buffer.

No time relationship is specified between the onset of the HS pulse and the onset of the VS pulse. Consequently the counters can be arranged to easily form video RAM addresses, or to minimize decoding logic for sync pulse generation.

Clock Sources

The Spartan-3 Starter Kit board has a dedicated 50 MHz Epson [SG-8002JF](#) series clock oscillator source and an optional socket for another clock oscillator source. [Figure A-5](#) provides a detailed schematic for the clock sources.

The 50 MHz clock oscillator is mounted on the bottom side of the board, indicated as [14](#) in [Figure A-5](#). Use the 50 MHz clock frequency as is or derive other frequencies using the FPGAs Digital Clock Managers (DCMs).

- Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs
<http://www.xilinx.com/bvdocs/appnotes/xapp462.pdf>

The oscillator socket, indicated as [15](#) in [Figure 1-2](#), accepts oscillators in an 8-pin DIP footprint.

Table 8-1: Clock Oscillator Sources

Oscillator Source	FPGA Pin
50 MHz (IC4)	T9
Socket (IC8)	D9

Chapter 9

FPGA Configuration Modes and Functions

FPGA Configuration Mode Settings

In most applications for the Spartan-3 Starter Kit Board, the FPGA automatically boots from the on-board Platform Flash memory whenever power is applied or the PROG push button is pressed. However, the board supports all the available configuration modes via the J8 header, indicated as 16 in Figure 1-2. Table 9-1 provides the available option settings for the J8 header. Additionally, the JP1 jumper setting is required when using Master Serial configuration mode, as further described in “Platform Flash Jumper Options (JP1).”

The default jumper settings for the board are:

- All jumpers in the J8 header are installed
- The JP1 jumper is in the “Default” position

Table 9-1: Header J8 Controls the FPGA Configuration Mode












Configuration Mode <M0:M1:M2>	Header J8 Settings	Jumper JP1 Setting	Description
Master Serial <0:0:0>		 JP1 or  JP1	<p>DEFAULT. The FPGA automatically boots from the Platform Flash.</p>
Slave Serial <1:1:1>		 JP1	<p>Another device connected to either the A2 or B1 expansion connector provides serial data and clock to load the FPGA.</p>
Master Parallel <1:1:0>		 JP1	<p>The FPGA attempts to boot from a parallel configuration source attached to the B1 expansion connector.</p>


Table 9-1: Header J8 Controls the FPGA Configuration Mode (Continued)

Configuration Mode <M0:M1:M2>	Header J8 Settings	Jumper JP1 Setting	Description
Slave Parallel <0:1:1>			Another device connected to the B1 expansion connector provides parallel data and clock to load the FPGA.
JTAG <1:0:1>			The FPGA waits for configuration via the four-wire JTAG interface.

Program Push Button/DONE Indicator LED

The Spartan-3 Starter Kit Board includes two FPGA configuration functions, located near the VGA connector and the AC power input connector, as shown in Figure 9-1. The PROG push button, shown as 17 in Figure 9-1, drives the FPGA's PROG_B programming pin. When pressed, the PROG push button forces the FPGA to reconfigure and reload its configuration data.

The DONE LED, shown as 18 in Figure 9-1, connects to the FPGA's DONE pin and lights up when the FPGA is successfully configured.



UG130_c9_03_042704

Figure 9-1: The PROG Button and the DONE LED

Power Distribution

AC Wall Adapter

The Spartan-3 Starter Kit includes an international-ready AC wall adapter that produces a +5V DC output. Connect the AC wall adapter to the barrel connector along the left edge of the board, indicated as (25) in Figure 1-2. There is no power switch to the board. To disconnect power, remove the AC adapter from the wall or disconnect the barrel connector.

The POWER indicator LED, shown as (26) in Figure 1-2, lights up when power is properly applied to the board. If the jumpers in the J8 header and JP1 header are properly set and there is a valid configuration data file in the Platform Flash memory, then the DONE indicator LED, shown as (18) in Figure 1-2, also lights up.

The AC wall adapter is directly compatible for North America, Japan, and Taiwan locales. Other locations might require a socket adapter to convert from the North American standard to the local power socket standard. The AC wall adapter operates from 100V to 240V AC input, at 50 or 60 Hz.

Voltage Regulators

There are multiple voltages supplied on the Spartan-3 Starter Kit Board, as summarized in Table 12-1.

Table 12-1: Voltage Supplies and Sources

Voltage	Source	Supplies
+5V DC	AC Wall Adapter, 5V switching power supply (25) in Figure 1-2)	3.3V regulator Optionally, PS/2 port via jumper JP2 setting Pin 1 (VU) on A1, A2, B1 expansion connectors
+3.3V DC	National Semiconductor LM1086CS-ADJ 3.3V regulator (27) in Figure 1-2)	2.5V and 1.2V regulators V _{CCO} supply input for all FPGA I/O banks Most components on the board Pin 3 on A1, A2, B1 expansion connectors
+2.5V DC	STMicroelectronics LF25CDT 2.5V regulator (28) in Figure 1-2)	V _{CCAUX} supply input to FPGA
+1.2V DC	Fairchild Semiconductor FAN1112 1.2V regulator (29) in Figure 1-2)	V _{CCINT} supply input to FPGA

Overall, the 5V DC switching power adapter that connects to AC wall power powers the board. A 3.3V regulator, powered by the 5V DC supply, provides power to the inputs of the

2.5V and 1.2V regulators. Similarly, the 3.3V regulator feeds all the V_{CCO} voltage supply inputs to the FPGA's I/O banks and powers most of the components on the board.

The 2.5V regulator supplies power to the FPGA's V_{CCAUX} supply inputs. The V_{CCAUX} voltage input supplies power to Digital Clock Managers (DCMs) within the FPGA and supplies some of the I/O structures. In specific, all of the FPGA's dedicated configuration pins, such as DONE, PROG_B, CCLK, and the FPGA's JTAG pins, are powered by V_{CCAUX} . The FPGA configuration interface on the board is powered by 3.3V. Consequently, the 2.5V supply has a current shunt resistor to prevent reverse current.

Finally, a 1.2V regulator supplies power to the FPGA's V_{CCINT} voltage inputs, which power the FPGA's core logic.

The board uses three discrete regulators to generate the necessary voltages. However, various power supply vendors are developing integrated solutions specifically for Spartan-3 FPGAs.

[Figure A-3](#) provides a detailed schematic of the various voltage regulators. Similarly, [Figure A-6](#) shows the power decoupling capacitors.



www.xilinx.com/s3boards